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Abstract - Physical design automation for the new emerging 
mixed-signal System-on-Package (SOP) technology requires a 
new kind of floorplanner—it must place both active components 
such as digital IC, analog ICs, memory modules, MEMS, and 
opto-electronic modules, and embedded passive components 
such as capacitors, resistors, and inductors in a multi-layer 
packaging substrate while considering various signal integrity 
issues. We propose a new interconnect-centric multi-layer 
floorplanner named MF-SOP, which is based on a multiple 
objective stochastic Simulated Annealing method. The 
contribution of this work is first to formulate this new kind of 
floorplanning problem and then to develop an effective 
algorithm that handles various design constraints unique to SOP. 
The related experiments show that the area reduction of MF-
SOP compared to its 2-D counterpart is on the order of O(k) and 
wirelength reduction is 48% average for k-layer SOP, while 




The next generation electronic packaging technology 
called System-on-Package (SOP) [1,2] integrates both active 
components such as digital IC, analog ICs, memory modules, 
MEMS, and opto-electronic modules, and embedded passive 
components such as capacitors, resistors, and inductors all 
into a single high speed/density multi-layer packaging 
substrate. SOP is more advanced than PCB, MCM [3], or SIP 
(System-in-Package) [4] since MCM handles the integration 
of digital ICs only and SIP handles digital components and 
passive elements only. Figure 1 shows the heterogeneous 
components integrated into the multi-layer substrate of 
System-on-Package. Moreover, the SOP design paradigm 
facilitates rapid reengineering via reuse libraries. Therefore, 
SOP promises a high return on investment at a very low risk 
within shorter time-to-market cycle compared to the System-
On-Chip (SOC) paradigm. 
A high performance mixed signal system employs a lot of 
passive components—up to 30 passive components per an IC. 
For example, Sony Handy Cam DCR-PC7 has 43 ICs and 
1329 passive elements. Such passive components continue to 
take up much circuit board real estate. Therefore, rigorous 
attempts have been made to replaces them with so-called 
embedded passive components (EPC), which are small and 
flat enough to be inserted between package layers. EPCs 
allow devices to get smaller or designers to fit more 
functionality in the same space; eliminate the costs currently 
needed to purchase and solder on discrete devices; allow for 
more design flexibility; and derive electrical benefits from 
the different current path that would be traveled. 
EPCs can also be used for simultaneous switching noise 
reduction, cross talk reduction, network matching, and signal 
integrity. The complexity of a radio frequency front-end IC is 
considerably simpler with high quality passive components. 
However, EPC placement needs to be done carefully while 
considering design constraints. First, the quality and 
functionality of RF circuits is extremely sensitive to any 
unforeseen parasitic. Thus, making interconnect as short as 
possible reduces parasitic and thus helps the performance and 
quality of radio frequency (RF) SOP. Second, decoupling 
capacitors perform well when they are close to the source of 
simultaneous switching noise. Hence, high performance 
mixed-signal systems benefit from close vicinity capacitors, 
 
     
                          (a) digital IC with passives              (b) analog IC with passives              (c) Opto & memory components 
 
Figure 1 Mixed signal components integrated into multi-layer substrate of System-on-Package (courtesy of Packaging Research 
Center at Georgia Institute of Technology). (a) digital IC with its passive elements (only the footprint of a bare digital die is shown), 
(b) analog IC with its passive elements, and (c) opto-electronic and memory components with their passives. The passive elements are 
implemented in the active component layer for illustrative purpose. Some interconnections are not shown for simplicity. 
which effectively stabilize supply and ground noise. 
The physical layout resource environment of SOP is multi-
layer in nature—the top layer is mainly used to accommodate 
active components, the middle layers are mainly for passive 
components, and the I/O pins are located at the bottom of the 
SOP package. Therefore, all layers are used for both 
placement and routing unlike PCB or MCM. Therefore, the 
existing design tools for PCB or MCM can not be used 
directly for the design of SOP. The existing work on multi-
layer floorplanning is very few. Authors in [5] solved multi-
layer floorplanning for vertically stacked digital systems. 
However, this work does not address the mixed-signal 
integration issues existing in SOP technology. Therefore, 
SOP technology requires a new kind of multi-layer 
floorplanner—it must place both active components and 
passive components in a multi-layer packaging substrate 
while considering various signal integrity issues. We propose 
a new interconnect-centric multi-layer floorplanner named 
MF-SOP, which is based on a multiple objective stochastic 
Simulated Annealing method. The contribution of this work 
is first to formulate this new kind of floorplanning problem 
and then to develop an effective algorithm that handles 
various design constraints unique to SOP. The related 
experiments show that the area reduction of MF-SOP 
compared to its 2-D counterpart is on the order of O(k) and 
wirelength reduction is 48% average for k-layer SOP, while 
satisfying design constraints.  
This paper organization is as follows. The problem 
formulation is given in Section II. SOP constraints are 
described in Section III. Experimental results and 




II. PROBLEM FORMULATION 
 
A. Blocks in SOP Floorplanning 
The major difference between 2-dimensional IC 
floorplanning and multi-layer SOP floorplanning lies in 
addressing the following issues related to the blocks to be 
floorplanned: 
1. size/shape of the active and passive blocks 
2. restrictions on block placement into certain layers (= 
layer constraint) 
3. geometric constraints among active blocks (= 
geometric constraint) 
4. geometric constraints between active and passive 
blocks (= geometric constraint) 
 
First, most of the active components in SOP including 
digital IC, analog IC, memory module, opto-electronic 
modules, and MEMS have rectangular shape. Their area lies 
in a range of [mm2, cm2]. Figure 2 shows the shape of typical 
EPCs (embedded passive components). We assume 
rectangular shape for these EPCs. Their area lies in a range of 
[µm2, mm2]. Since both active and passive components have 
rigid shape, we do not consider “soft blocks” in our 
floorplanning. Second, most of the active components are 
required to be placed on the top layer due to heat dissipation 
requirement. However, some active components that do not 
generate too much heat can be placed in the middle layers. 
EPCs can be placed at any layers, but using middle layers is 
the most beneficial in reducing the overall footprint area of 
SOP. However, some EPCs are required to be placed on the 
top layer due to thermal and/or noise issues. Third, some 
active components need to be placed nearby together or apart 
from each other due to several reasons including 
signal/power integrity, performance optimization, etc. Lastly, 
most EPCs need to be placed closer to the related active 
components. Handling the layer constraints is straightforward, 
but the geometric constraints are harder to satisfy. Section III 
discusses in detail how to deal with these geometric 
constraints in our multi-layer SOP floorplanner. 
 
B. Problem Definition 
A multi-layer SOP floorplan consists of a set B={bi| 0≤ i< n} 
of n blocks and a set L={li| 0≤ i<k} of k layers. A block is 
either an active component or embedded passive component 
(EPC). We assume rectangular shape for all these blocks. 
Each floorplan fi has a set of blocks Bi, which is a non-empty 
proper subset of B. A SOP floorplan F is represented by a 
set },...,,{ 110 −= kfffF , where a floorplan fi is a 2-dimensional 
placement of blocks in Bi. In other words, fi = {(xj, yj)| 0 ≤ j< 
n(li)}, where n(li) is the number of blocks in layer li and (xj, 
yj) is the coordinate of the lower left corner of block bj. A 
SOP floorplan F is feasible if (i) F is free of overlap among 
block location, (ii) F satisfies the layer and geometric 
constraints specified by the user. The width, height, and area 
of block bi are denoted w(bi), h(bi), and a(bi), respectively. 
Similarly, those of a floorplan fi and SOP floorplan F are 
denoted w(fi), h(fi), a(fi), w(F), h(F), and area(F). w(fi) and 
h(fi) are the width and height of the minimum size rectangle 
that contains all blocks in fi, which can be computed by 
longest path length calculation [6]. a(fi) is w(fi)×h(fi). w(F) is 
the maximum among all w(fi), and h(F) is the maximum 
among all h(fi). area(F) is w(F)×h(F). 
Among many proposed methods to represent 2-
dimensional floorplanning, we extend the sequence pair (SP) 
[7] to represent the multi-layer SOP floorplan solution. Our 
multi-layer sequence pair is represented by (SP0|SP1|…|SPk-1), 
where SPi contains the positive and negative sequence for the 
blocks contained in layer i. In [5], the authors use BSG [8] 
structure to represent multi-layer floorplan. However, BSG 
has larger solution space with lots of redundancy. O-tree 
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Figure 2 Embedded passive components. Top and side views of 
typical RLC shapes are shown.  
[9]or B*-tree [10] can be extended for multi-layer floorplan 
and has a smaller solution space than both BSG and SP. 
However, SP requires a simpler perturbation implementation 
than O-tree or B*-tree. Thus, we choose SP as our multi-layer 
SOP floorplan solution representation. For a faster area 
evaluation for a given multi-layer SP, we use longest 
common subsequences (LCS) [6] method. A recent effort 
[11,12,13] uses various floorplanning representations to 
impose design constraints for 2-dimensional constraints. 
Authors in [7] propose three types of moves for solution 
perturbation during Simulated Annealing: M1 (swap two 
modules in positive sequence), M2 (swap two modules from 
both positive and negative sequence), and M3 (rotate). We 
add two moves M4 and M5 to search the solution of multi-
layer floorplanning effectively: M4 is similar to M3, except 
that the two blocks are from positive sequences in different 
layers. M5 selects a block from layer i and moves it to 
another layer j. The location in positive and negative 
sequence from SPj is again randomly chosen. 
 
C. Cost Function 
We use the following cost function to measure the quality of 
an SOP floorplan solution F.  
)()()()()( 4321 FpenaltycFviacFwirecFareacFC +++=  
where area(F), wire(F), via(F), and penalty(F) respectively 
denote the area, wirelength, total number of vias, and the 
penalty related to constraint violation for F. The first term 
area(F) is the final footprint area of SOP package, where 
area(F) = w(F)×h(F). The minimization of this objective 
results in a minimal overall SOP package area. The second 
term wire(F) is the half-perimeter bounding box (HPBB) 
based estimation of wirelength. We ignore the height (z-
dimension) of the bounding cube and use only the x and y-
dimension for the computation of the wirelength of a net. 
Instead, the z-dimension has a direct impact on via(F). If a 
net n spans from layer i to layer j, then via(n) = |i – j|. The 
sum of via(n) for all nets is via(F). Our following Section III 
discusses in detail how penalty(F) is computed. penalty(F) = 
0 when there is no constraint violation in F. 
We observe from related experiments that adding the 
following components to C(F) results in a more compact 
multi-layer floorplan: total flatten area flat(F) and dimension 
deviation dev(F). flat(F) is the sum of all floorplans, flat(F) = 
∑a(fi). The minimization of this objective results in a highly 
compact floorplan for each layer. dev(F) measures how much 
the upper right corner (URC) of a floorplan deviates from the 
average URC. We compute the average URC (ux, uy) by ux = 
Σux(fi)/k, where ux(fi) denotes the x-coordinate of the URC of 
a floorplan fi. We compute uy(fi) using y-coordinates instead. 
Let d(fi) = |ux – ux(fi)|+ |uy – uy(fi)| be the dimension deviation 
of a floorplan of fi. Then dev(F), the dimension deviation of 
SOP floorplan F is simply the sum of all d(fi). The 
minimization of this objective results in a more dimension-
balanced floorplan among all layers. It may seem redundant 
to have all three area-related objectives area(F), flat(F), and 
dev(F) in C(F). However, our related experiments indicate 
that each of these three objectives contribute to the 
minimization of not only the final footprint area area(F) but 
also the wirelength estimation wire(F). 
 
III. GEOMETRIC CONSTRAINTS FOR MULTI-
LAYER SOP FLOORPLANNING 
 
A. SOP Geometric Constraints 
We categorize the geometric constraints among active and 
passive components introduced in Section II.A into the 
following 6 types: 
1. noise: decoupling capacitors are placed nearby I/Os or 
active components 
2. thermal: some active/passive components are placed in 
certain layers 
3. power: digital and analog ICs are placed in different 
voltage islands 
4. timing: blocks from a critical path are placed closer 
5. interface: I/O blocks are placed near the bottom layer 
6. cluster: functionally dependant blocks are placed close 
together 
 
Table I describes these 6 geometric constraint types we 
consider in SOP floorplanning. A prior timing analysis or 
signal integrity analysis is performed by the user1 to identify 
(i) the source of timing, noise, thermal, and power supply 
problem, and (ii) ways to fix these problems in a form of 
constraint. Each constraint is then translated into a geometric 
form so that our multi-level floorplanner attempts to satisfy 
this geometric constraint. Our strategy is to quantify the 
amount of violation of the constraints specified, and guide 
Simulated Annealing-based optimization so that the amount 
of violation is minimized or completely removed if possible.  
Our strategy for effective solution space search during 
Simulated Annealing is as follows:  
1. construction of initial solution: we first assign all 
blocks under layer constraints to the target layers and 
fix them during the annealing. For the remaining 
blocks, we randomly and evenly distribute them into 
                                                        
1  We assume in this paper that the geometric constraints are 
specified by the user as an input to our multi-layer SOP floorplanner. 
The related timing and signal integrity analysis are time-consuming, 
and our ongoing research effort attempts to integrate STA (Static 
Timing Analysis), SIA (Signal Integrity Analysis), and TPA 
(Thermal and Power Analysis) engines into our floorplanner so that 
the geometric constraints are also automatically generated. 
TABLE I. Geometric Constraints for SOP Floorplanning 
 
type method syntax meaning 
noise point [bi|(x,y,z)] bi touches (x,y,z) 
thermal layer [Bi|l] Bi in layer l 
power region [Bi|(x,y,w,h)] 
Bi intersects with 
region (x,y) and 
(x+w,y+h) 
timing abutment [Bi] Bi abutted 
interface boundary [Bi|TBLR/l] 
Bi near boundary 
of layer l 
cluster group [Bi|(x,y,z)] 
Bi within a 
distance of (x,y,z) 
all layers.  
2. solution perturbation: we perform more inter-layer 
moves (M4 and M5 discussed in Section II.A) during 
high temperature annealing and more intra-layer 
moves (M1, M2, and M3) during low temperature 
annealing. 
3. weighting constants in C(F): we focus more on 
penalty(F) and via(F) during high temperature 




B. Illustration of SOP Geometric Constraint 
An example of region constraint is given in Figure 3(a). First, 
consider r1=[{b0,b1}|(x,y,w,h)]. Since both b0 and b1 are 
intersecting with the region defined by (x,y,w,h), we see that 
r1 is satisfied and the penalty is zero. Now consider 
r2=[{b1,b2}|(x,y,w,h)]. Since b2 is completely outside the 
region, r2 is not satisfied and its penalty is computed by the 
sum of px and py. An example of group constraint is given in 
Figure 3(b). First, consider g1=[{b0,b1}|(x,y,z)]. Since the 
distance between b0 and b1 is within the 3-dimensional 
distance (x,y,z), we see that g1 is satisfied and the penalty is 
zero. Now consider g2=[{b0,b2}|(x,y,z)]. Since the z-distance 
between b0 and b2 is bigger than z, g2 is not satisfied and its 
penalty is pz.  
 
C. Penalty Computation 
The penalty computation for constraint violation is 
summarized in Table II. Penalty computation for x-dimension 
(px) is shown only, but other dimensions (py) and (pz) can be 
computed similarly using y/z-coordinates and height/layer 
information. The overall penalty p=px+ py+ pz. Note that pz 
contributes to our via cost and usually carries more weights 
than px or py. The point, layer, and region constraints are 
intersection-based—these constraints are violated if there is 
no intersection between the blocks and the region given. The 
abutment, boundary, and group constraints are distance-
based—these constraints are violated if the distance among 
the blocks is bigger than the given threshold. We specify 
absolute coordinates for the intersection-based constraints, 
whereas relative distance information is given in distance-
based constraints. Finally, the overall penalty function 
penalty(F) for a given SOP floorplanning solution F is the 
sum of the penalty among all constraints given. 
 
 
In an example shown in Figure 4, we use the following 6 
constraints for 4-layer SOP floorplanning with 10 blocks: 
p=[b0|(10,10,3)], l=[{b1}|0], r=[{b2}|(3,3,5,5)], a=[{b3,b4}], 
b=[{b6}|L], g=[{b7,b8}|(5,5,5)]. This example considers all 
six types of SOP constraints given in Table I. Figure 4 shows 
a solution F that includes several constraint violations. In the 
top layer (layer 0) we have two active components b0 and b5 
while other layers contain embedded passive components. 
First, the point constraint p=[b0|(10,10,3)] is not satisfied in F 
since b0 is in layer 0 instead of layer 3 although b0 contains 
the point (10,10) in x/y dimension. This increases the via cost 
by 3. Second, the layer constraint l=[{b1}|0] is not satisfied 
since b1 is in layer 2 instead of layer 0. This also increases the 
via cost by 2. Third, the region constrain r=[{b2}|(3,3,5,5)] is 
satisfied in F since b2 intersects with the given region (= 
rectangle labeled r). Thus the penalty is zero. Fourth, the 
abutment constraint a=[{b3,b4}] is satisfied in F since b3 and 
b4 in layer 3 are abutted. Thus the penalty is zero. Fifth, the 
boundary constraint b=[{b6}|L] is satisfied in F since b6 is in 
TABLE II. Penalty Computation for x-dimension (px). Penalty 
for y (py) and z (pz) dimensions can be computed similarly using 
y/z-coordinates and height/layer information. The overall 
penalty p= px+ py+ pz. 
method syntax penalty (px) 
point p=[bi|(x,y,z)] min{|x-xi|, |x-(xi+wi)|} 





∑[(xi+wi)-xj], bi and 
bi separated  
boundary b=[Bi|TBLR/l] 






















Figure 3 Constraint Examples. (a) region constraint 
r1=[{b0,b4}|(x,y,w,h)] and r2=[{b3,b4}|(x,y,w,h)]. r1 is satisfied 
and r2 has penalty of px+py.  (b) group constraint 
g1=[{b0,b2}|(x,y,z)] and g2=[{b0,b7}|(x,y,z)]. g1 is satisfied and g2 
has penalty of pz. y-dimension is not shown. 
      
 
     (a) 4-level SOP            (b) top-view                (c) layer 0 
 
      
 
         (d) layer 1                 (e) layer 2                  (f) layer 3 
 
Figure 4. A 4-layer SOP floorplanning with 10 blocks with the 
following 6 geometric constraints: p=[b0|(10,10,3)], l=[{b1}|0], 
r=[{b2}|(3,3,5,5)], a=[{b3,b4}], b=[{b6}|L], g=[{b7,b8}|(5,5,5)]. 
contact with the left boundary of layer 2. Thus the penalty is 
zero. Lastly, the group constraint g=[{b7,b8}|(5,5,5)] is 
satisfied in F since the distance between b7 and b8 in all three 
dimension is smaller than the size of the given cube (= 
rectangle labeled g). Thus the penalty is zero. 
 
IV. EXPERIMENTAL RESULTS 
 
We implemented our algorithm MF-SOP in C++/STL and ran 
on a Dell Dimension 8800 Linux box. We used GSRC 
floorplanning benchmark circuits. We report the area, 
wirelength, inter-layer via, and runtime for 4-layer SOP in all 
of our experiments. Figure 5 shows 4-layer SOP 
floorplanning for n100 (GSRC benchmark circuit). Table III 
shows the comparison among (i) single-layer floorplanning, 
(ii) 4-layer SOP floorplanning without geometric constraints, 
and (iii) 4-layer SOP floorplanning with geometric 
constraints. We summarize our observations here: 
1. compared to the single layer floorplanning, the final 
package area for 4-layer floorplanning is reduced by 
75% on the average (order of O(k) reduction). This 
indicates that the floorplan for all 4 layers is highly 
compact and their shapes are similar. The impact of 
geometric constraint on final area was not 
significant—79800 vs 81354. This shows the 
effectiveness our MF-SOP in obtaining high quality 
multi-layer SOP floorplanning solutions in the 
presence of complex design constraints in SOP. 
2. the wirelength reduction for 4-layer floorplanning is 
40% on the average compared to the single-layer case. 
Since the wirelength in z-direction is not considered 
(this is actually our via cost), the 40% saving mainly 
comes from the final package area reduction. The 
impact of geometric constraint on final wirelength was 
not significant—418560 vs 422960. 
3. The impact of geometric constraint on via results was 
not significant—1953 vs 1893. In some cases MF-SOP 
was able to find a solution with smaller wirelength and 
via. This again shows the effectiveness our MF-SOP in 
handling complex design constraints in SOP. 
4. The runtime has been increased by 10x with 4-layer 
floorplanning. The runtime slightly increased when 
MF-SOP considers geometric constraints. There are 
several factors that contribute to the runtime increase: 
(i) we need highly compact floorplan for all 4 layers 
and their shapes need to be similar, (ii) we need to 
minimize 2-dimensional wirelength and via cost 
simultaneously. 
 
Table IV shows the total number of initial and final 
constraints used in Table III. We also report the number of 
failed constraints for each constraint type in each circuit. We 
randomly select constraints from 6 types for each circuit, and 
we impose more constraints for bigger circuits. We 
summarize our observations here: 
1. We observe that abutment (a), boundary (b), and group 
(g) constraints are easier to satisfy than point (p), layer 
(l), and region (r) constraints. We note that the 
distance-based constraints are easier to handle than the 
intersection-based constraints. This indicates that 
specifying the absolute location is a stronger constraint 
rather than the relative distance.  
2. Point constraint was the hardest to satisfy, followed by 
boundary constraint. Layer constraint is always 
satisfied since our initial solution satisfy the layer 
constraint before Simulated Annealing, and we lock all 




In this paper, we proposed a new multi-layer floorplanner 
MF-SOP for the new emerging mixed-signal System-on-
Package (SOP) technology. MF-SOP places both active 
components such as digital IC, analog ICs, memory modules, 
MEMS, and opto-electronic modules, and embedded passive 
components such as capacitors, resistors, and inductors in a 
multi-layer SOP substrate. MF-SOP considers 6 types of 
geometric constraints in order to address various signal, 
thermal, and power integrity issues existing in the design of 
reliable SOP. Our ongoing research effort attempts to 
integrate STA (Static Timing Analysis), SIA (Signal Integrity 
Analysis), and TPA (Thermal and Power Analysis) engines 
into our floorplanner so that the geometric constraints are 
also automatically generated. The goal is to develop built-in 
STA/SIA/TPA that runs fast but with high fidelity so that they 
will not slow down the optimization process while guiding 





Table IV. Total number of initial and final constraints used 
in Table III. We also report the number of failed constraints 
for each constraint type. 
 
 # of constraints failed constraint types
ckts initial final p l r a b g
n10 6 1 1 0 0 0 0 0
n10b 6 1 1 0 0 0 0 0
n10c 6 1 1 0 0 0 0 0
n30 10 1 1 0 0 0 0 0
n30b 10 5 1 0 2 0 2 0
n30c 10 3 1 0 1 0 1 0
n50 12 0 0 0 0 0 0 0
n50b 12 1 1 0 0 0 0 0
n50c 12 3 1 0 0 0 1 1
n100 14 2 1 0 0 0 1 0
n100b 14 4 2 0 1 0 1 0
n100c 14 3 2 0 0 0 1 0
n200 14 2 2 0 0 0 0 0
n200b 14 3 2 0 0 0 1 0
n200c 14 2 2 0 0 0 0 0
n300 14 2 2 0 0 0 0 0
total 182 34 21 0 4 0 8 1
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Table III. Comparison among (i) single-layer floorplanning, (ii) 4-layer SOP floorplanning without geometric constraints, and (iii) 
4-layer SOP floorplanning with geometric constraints. We report the package area, wirelength, total number of vias used, and total 
runtime. Table IV shows the type of constraints used in this experiment. 
 
 k=1 k=4, no constraint k=4, constraint 
 area wire area wire via area wire via 
n10 258152 18164 98000 8693 118 73738 6209 118 
n10b 251778 15128 94912 7309 133 78690 6252 133 
n10c 268865 19880 125928 11720 119 70596 6397 119 
n30 245115 54586 75749 27288 349 66505 23830 349 
n30b 234574 45931 67670 23674 350 56156 20248 350 
n30c 233867 55979 88795 24259 390 71638 24166 390 
n50 231431 104395 64829 59411 485 61254 49463 485 
n50b 237266 94790 67130 56629 511 72500 46726 511 
n50c 234567 106562 59823 58182 515 62160 53446 515 
n100 210378 180413 55081 117407 885 53320 105350 885 
n100b 185868 169767 49608 100657 806 52425 101895 806 
n100c 208616 185215 54273 109932 852 52974 109925 855 
n200 214349 393644 55722 251626 1585 56810 260678 1585 
n200b 208960 336236 53799 240673 1714 54707 235781 1714 
n300 206954 394358 51684 262042 1532 52416 255327 1585 
ave 329589 658162 79800 418560 1953 81354 422960 1893 
ratio 1.00 1.00 0.24 0.64 1.00 0.25 0.64 0.97 
runtime 132 1070 1109 
 
          
 
                    (b) layer 0                             (c) layer 1                                (d) layer 2                               (e) layer 3 
 
Figure 5. 4-layer SOP floorplanning for n100 (GSRC benchmark circuit). 
